"FPGA" Posts in "Intel® High Level Design"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

SEGFAULT with vector-add example when running on FPGA Emulator by alperro Beginner in Intel® High Level Design 08-08-2023 0 6	0	6
FPGA by Linshen_liu Beginner in Intel® High Level Design 03-17-2023 0 2	0	2
DevCloud: Cannot compile Stratix 10 kernel (Tcl error) by Mdcc_UVa New Contributor I in Intel® High Level Design 01-25-2023 0 18	0	18
Timing constraints on PLL by Bhavana_t Beginner in Intel® High Level Design 01-18-2022 0 2	0	2
FPGA "Getting Started" report broken by ndevenish New Contributor I in Intel® High Level Design 09-07-2021 0 5	0	5
[N3000 setup] Pr Interface ID: eeeeeeee-eeee-eeee-2222-222222222222 by E-Hong New Contributor I in Intel® High Level Design 05-23-2021 0 7	0	7
How to submit job to use Arria 10 GX PAC by E-Hong New Contributor I in Intel® High Level Design 04-29-2021 0 0	0	0
Intel FPGA Cloud OpenVINO Inference by E-Hong New Contributor I in Intel® High Level Design 04-29-2021 0 0	0	0
Running in the cloud and calling both FPGA and GPU, how to modify Makefile, url, run.sh . by HYB Beginner in Intel® High Level Design 04-19-2021 0 3	0	3
How to compile and run oneAPI application on S10 FPGA on Devclud? by wangyong Employee in Intel® High Level Design 01-07-2021 0 1	0	1
Cyclone IV (EP4CE6E22C8) Logic Gate Number by nchill22 Beginner in Intel® High Level Design 12-23-2020 0 1	0	1
Cyclone IV SEU Radiation Level by nchill22 Beginner in Intel® High Level Design 12-20-2020 0 3	0	3
OpenCL private_copies attribute does not seem to work in 20.1 by Dr_FPGA Novice in Intel® High Level Design 08-16-2020 0 7	0	7
aoc: Quartus is not on the path! - Devcloud by RJimé1 Beginner in Intel® High Level Design 05-26-2020 0 16	0	16
cl::Platform::getDevice() returning error for hardware platform by okramer New Contributor I in Intel® High Level Design 01-16-2020 0 5	0	5
PCIe x16 does not recognize Altera Cyclone V in Centos 7 by DRuiz9 Novice in Intel® High Level Design 08-08-2019 0 3	0	3
Intel FPGA SDK for OpenCL : how to generate an aocx file by the output of the OpenCL parser? by caron Beginner in Intel® High Level Design 04-09-2019 0 1	0	1
Host pipe feature on AOC version 17.1 by yluo01 Beginner in Intel® High Level Design 04-02-2019 0 9	0	9
Cycle accurate simulation of OpenCL kernel by UMinh Beginner in Intel® High Level Design 03-05-2019 1 3	1	3
A question about implementation of code in Avalon Steaming Interface by ZikunTan Beginner in Intel® High Level Design 02-18-2019 0 2	0	2