"agilex" Posts in "Programmable Devices"

Top Taggers

User

Count

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

Agilex 5 E-Series Ethernet with 1588 via HPS EMAC by Nicole04 New Contributor I in Programmable Devices 08-27-2025 0 8	0	8
F-tile Reference and System PLL Clocks: mising port documentation by SDe_J New Contributor I in Programmable Devices 08-20-2025 0 5	0	5
PCIe differential REFCLK connection from M.2 connector to an Agilex 5 device by Markus_K Beginner in Programmable Devices 07-15-2025 0 2	0	2
AGILEX 7-I R-Tile PCIe Root port : Unsupported Request received after enumeration by Serge93 New Contributor I in Programmable Devices 06-13-2025 0 14	0	14
Agilex 5 - HPS first - u-boot stuck if rebooting by MM-ATH New Contributor I in Programmable Devices 04-27-2025 0 24	0	24
Question Regarding LVDS SERDES Receiver Clock Requirements in Agilex 7 F-Series by kashi669266 Novice in Programmable Devices 04-27-2025 0 3	0	3
Agilex™ 5 EMIF IP for Hard Processor Subsystem (HPS) in Quartus 24.3.1 by Nicole04 New Contributor I in Programmable Devices 04-17-2025 0 26	0	26
Agilex 5 Unused HSIO Banks by Nicole04 New Contributor I in Programmable Devices 03-10-2025 0 3	0	3
Agilex 5 Power Rail LC Filters by Nicole04 New Contributor I in Programmable Devices 01-08-2025 0 6	0	6
Agilex 5 FPGA Core Supply (Speed Grade) by Nicole04 New Contributor I in Programmable Devices 12-19-2024 0 3	0	3
Agilex 5 FPGA E-Series Configuration Flash Memory by Nicole04 New Contributor I in Programmable Devices 12-13-2024 0 2	0	2
Agilex 5 HPS UART0 by Nicole04 New Contributor I in Programmable Devices 12-04-2024 0 5	0	5
eMMC version for Agilex 5 FPGA Soc by Nicole04 New Contributor I in Programmable Devices 12-04-2024 0 3	0	3
Maximum external DDR4 memory capacity supported by Agilex 7 M- and I-Series? by RRReed Beginner in Programmable Devices 11-18-2024 0 4	0	4
AGILEX 3 for hobbyists? by robinkle Beginner in Programmable Devices 08-06-2024 0 5	0	5
Agilex 7 Power Sequencing WITHIN a Power Group by RamoneC Beginner in Programmable Devices 06-19-2024 0 3	0	3
TRACE Interface through FPGA on Intel's Agilex 7 device not outputting clock by Fdominguez Novice in Programmable Devices 11-27-2023 0 14	0	14
Agilex F Tile HPS I2C and MDIO by user1232 Beginner in Programmable Devices 10-16-2023 0 2	0	2
Package and Thermal Model for AGILEX 5 serie D A5D025 by ydouard Novice in Programmable Devices 10-16-2023 0 3	0	3
Reflow Process recommendations of FPGA Agilex (AGFB012R24B2I3E) by khagesh1010 Novice in Programmable Devices 05-21-2023 0 2	0	2
Generating an Agilex per pin RLC IBIS (.ibs) file by sumanth1 Novice in Programmable Devices 03-07-2023 1 5	1	5
package drawing by khagesh Novice in Programmable Devices 03-02-2023 0 5	0	5
Development Kit availability of Agilex series-D and Agilex RF SoC FPGAs by rsyocto Beginner in Programmable Devices 12-12-2022 0 4	0	4
AGFB014R24B2E3V Agilex hanging during Linux boot by letmein Employee in Programmable Devices 10-13-2022 0 23	0	23
Quartus and make get stuck adding the Agilex HPS IP by LIacob Novice in Programmable Devices 10-07-2022 0 10	0	10