asenjo
Innovator
Innovator
Dr. Rafael Asenjo, Professor of Computer Architecture at the University of Malaga, Spain, obtained a PhD in Telecommunication Engi... See more

theme-lib.profile-statistics.title

  • 30
  • 2
  • 1
  • 0
  • 12-17-2007
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

User Bio
Dr. Rafael Asenjo, Professor of Computer Architecture at the University of Malaga, Spain, obtained a PhD in Telecommunication Engineering in 1997 and was an Associate Professor at the Computer Architecture Department from 2001 to 2017. His research interests include programming models, parallel programming, heterogeneous computing, parallelization of irregular codes and energy consumption. He has been using the Intel TBB library since 2008 and over the last five years, he has focused on productively exploiting heterogeneous chips leveraging TBB as the orchestrating framework. In 2013 and 2014 he visited UIUC to work on CPU+GPU chips. In 2015 and 2016 he also started to research into CPU+FPGA chips while visiting U. of Bristol. He has co-authored the latest book on TBB (Pro TBB, Apress, 2019).
Community Statistics
Posts 30
Solutions 2
Kudos given 1
Kudos received 0
Member Since ‎12-17-2007