DTLB Page Walks

Analyzers

Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)

DTLB Page Walks

282 Views

Can somebody explain to me in plain english the problem with DTLB Page Walks.

I seem to have a confusion with it.

Basically I have a slide that states to "Check Paging Issues"

- Measure density of data access pattern with respect to 4K page
- Reads From the processor / DTLB Page Walks
- A good number is 64
o 4K/cache line size = 4K/64 bytes = 64
- Low value indicates data access pattern is inefficient
oIncur frequent DTLB miss penalty
oCan cause excess memory traffic

I have some problems swallowing this one...

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.