Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
5000 Discussions

Sandybridge Data L1 load/store access and DATA L3 load/store Misses

Ahmad
Beginner
‎08-30-2013 10:03 AM
271 Views

I have sandybridge machine and I am using the following counters to measure L1 load/store accesses, L1 misses, L3 misses and DTLB misses through VTUNE_XE_2013. I am not sure if I am using the correct counters for L1 access and L3 Misses. Please let me know if the following performance counters are correct:

L1 load accesses: MEM_UOPS_RETIRED.ALL_LOADS_PS

L1 store accesses: MEM_UOPS_RETIRED.ALL_STORES_PS

L3 Misses: MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS

DTLB Misses: DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK + DTLB_STORE_MISSES.MISS_CAUSES_A_WALK

Thanks.

0 Kudos

Link Copied

1 Reply
David_A_Intel1
Employee
‎08-30-2013 10:08 AM
271 Views

Please see our processor tuning guides at http://www.intel.com/vtune-tuning-guides. 

(Sorry, originally I specified the wrong protocol, https instead of http. :(  Fixed now.)

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.