Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5256 Discussions

about "L1 Data Cache Miss Performance Impact"

krscent
Beginner
‎04-01-2011 10:58 PM
724 Views
Hi,
The equation of ratio "L1 Data Cache Miss Performance Impact" is8 *L1D_REPL /CPU_CLK_UNHALTED.CORE.
so I was wondering what does the constant 8 stands for?
Kent
0 Kudos

Link Copied

1 Reply
Rob5
New Contributor II
‎04-05-2011 09:05 AM
724 Views

Krscent,

It is a multiplier of the performance impact and I believe it assumes 8 cycles per D1 miss with an overestimate due to out-of-order (OoO) execution.

Thanks
Rob
Intel Support

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.