Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
426 Discussions

How do I use the Avalon MM slave template to connect a PCIE DMA to FIFOs inside my custom logic?

SAbde7
Beginner
675 Views

I am trying to transfer data from a PC to a FIFO on the FPGA. I am using PCIE DMA for the transfer. That data is then used in calculations, and the results are stored in another FIFO that then has to be read form the PC. I am experimenting with several setups but none of them have worked so far:

(1)Use instances of the avalon slave template in the platform designer, connect them to the PCIE DMA, and export the user signals to FIFOs inside my verilog modes.

(2)Use an Avalon MM FIFO in the platform designer connect it to instantces of the Avalon master template, and export the conduits of those templates to the part in my verilog code that needs to communicate with the FIFOs.

(3)If all else fails I might try using PIOs.

 

Insight on whether one or none of these methods is correct would be appreciated. But my question here is about method 1. I created a test to see if I could get it to work, but it doesn't and I would appreciate Insight on to why it doesn't, if it's at all doable and how, if it is. The test consists of writing integers to two FIFOs. As long as they are above a certain fill level, they are both read, their outputs added, and written to a third FIFO which should be readable from the PC. No matter what I do, the fill levels(whatever variable I am actually reading at least) of all 3 FIFOs stay at 0, and 0 is all I can read ot of the output FIFO. Here are screenshots of the system:

 

Unbenannt.PNG

 

 

Unbenannt2.PNGUnbenannt3.PNGUnbenannt4.PNGUnbenannt5.PNGUnbenannt6.PNGUnbenannt7.PNGUnbenannt8.PNG

 

0 Kudos
3 Replies
Nathan_R_Intel
Employee
295 Views

Hie,

 

Could you provide more details as following so I can check if you could directly use Intel's IP generated reference design to transfer data

i. Which FPGA device

ii. Quartus version used

 

 

Regards,

Nathan

SAbde7
Beginner
295 Views

I have solved the issue by writing a custom component with a custom avalon slave.

Nathan_R_Intel
Employee
295 Views

That is good news.

 

Regards,

Nathan

Reply