Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
504 Discussions

Intel Opencl FPGA memory bandwidth

ADua0
Beginner
‎08-07-2019 07:07 PM
1,308 Views

I am using Arria 10 development kit board with memory bandwidth of 19.2 GB/s. But for my design after I compile I get optimal bandwidth of 13GB/s, is there a way to achieve memory bandwidth of 19.2GBs ?

0 Kudos

Link Copied

1 Reply
HRZ
Valued Contributor III
‎08-08-2019 03:31 AM
911 Views

Having only one 512-bit burst coalesced aligned memory access in your kernel running at 300 MHz with interleaving disabled should give you ~95% of theoretical peak bandwidth. This is certainly not a realistic case for majority of designs but the memory controller is so primitive, any other case will give you lower (probably much lower) memory performance.

 

The discussions in this thread might also help you:

 

https://forums.intel.com/s/question/0D50P00003yyTK3SAM/global-memory-access-512-bit-width-constrain?language=en_US

 

There are more discussions on the issue of memory bandwidth if you search the forum.

Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.