Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, FPGA AI Suite, Software Stack, and Reference Designs
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
504 Discussions

Question about F-Tile FHT Reference Clock

Wangjun8
Beginner
‎12-02-2024 06:54 AM
1,452 Views

为什么F-Tile的FHT用过QSFP-112（400G光口，4*112Gbps）接口的时候需要两路参考时钟？其中一路参考时钟输入给REFCLK_FHTL12A，一路是需要输入给REFCLK_FGTL12A吗？

如下图所示的设计连接是否可行？QSFP-112.png

Labels (1)
Labels:
0 Kudos

Link Copied

2 Replies
Farabi
Employee
‎02-03-2025 05:40 AM
1,284 Views

English translation:

Why does F-Tile's FHT need two reference clocks when it uses QSFP-112 (400G optical port, 4*112Gbps) interface? One of the reference clocks is input to REFCLK_FHTL12A. Does the other one need to be input to REFCLK_FGTL12A?


Is the design connection shown in the picture below feasible?


0 Kudos
Copy link
Farabi
Employee
‎02-03-2025 05:45 AM
1,283 Views

Please refer to pin connection guideline : https://www.intel.com/content/www/us/en/docs/programmable/683112/current/f-tile-transceiver-pins.html


regards,

Farabi


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.