- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I used the Atom C2758 CPU, when wanted to read DIMM SPD info under UEFI mode, found the SMBus IO resource cleared to 0xFF(all 20h bytes IO resource), when set the SMBus controller PCI configuration register_0x4, bit0(IOSE) to 1, the IO resource still couldn't resume.
I also boot to DOS, the SMBus IO resource could be use to read DIMM SPD, but after read the SMBus controller PCI configuration register(use RU), the SMBus IO resource changed to 0xFF.
Under Windows 7, I found the bit of IOSE can change the SMBus IO resource between normal and 0xFF on real time.
I want to know, is there any switch to open the SMBus IO resource under UEFI mode?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, @JShao10:
Thank you for contacting Intel Embedded Community.
We suggest verify that your design has implemented the workarounds of erratum AVR9 and AVR30. This information can be found on pages 21 and 26 of the Intel Atom Processor C2000 Product Family Specification Update - NDA (Non Disclosure-Agreement) document # 520653. This document can be found when you are logged into your Resource & Design Center (RDC) privileged account on the following websites:
http://www.intel.com/cd/edesign/library/asmo-na/eng/520653.htm
The RDC Account Support form is the channel to process your account update request or any inconvenience related to the provided websites. It can be found at:
https://www.intel.com/content/www/us/en/forms/support/my-intel-sign-on-support.html
Best regards,
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you very much. I will ask the motherboard company.

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page