Embedded Intel® Core™ Processors
Communicate Intel® Core™ Hardware, Software, Firmware, Graphics Concerns
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1327 Discussions

CML PDG doc#610244 question

RSun
Beginner
‎04-22-2020 10:31 AM
1,281 Views

LEX.jpg

Please refer attch picture from CML PDG.

​If our design not using DSW and G3 flash sharing, still have 6 days limit?

0 Kudos

Link Copied

1 Reply
CarlosAM_INTEL
Moderator
‎04-22-2020 06:46 PM
1,165 Views

Hello, @RSun​:

 

Thank you for contacting Intel Embedded Community.

 

We have contacted via email to help you.

 

Best regards,

@Mæcenas_INTEL​.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.