- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
However, during system execution, we hope that when transmitting large amounts of data, ARM can transfer control to FPGA, allowing FPGA to send out the data instead(through PCIe).
1. Does the data sent by FPGA need to include UDP and IP headers?
2. Where should the data sent by FPGA be input?
3. How can I let I226-v know that the data has been sent completely?
4. Are there any relevant materials or documents for reference?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello ochiang,
Greetings for the day!!
We have noted your report and are currently reviewing the case. Rest assured, we will thoroughly investigate the matter and get back to you as soon as possible. If you have any further questions or additional information to share.
Please feel free to reply to this email. We're here to assist you every step of the way.
Regards,
Vishal
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ochiang,
Good day!
Thank you for your response, we recommend posting your query in the FPGA Community Forum to receive a quicker response on the requested details.
Kindly use the below link and submit your request for further assistance.
Please don’t hesitate to contact us for any further assistance.
Thank you for using Intel products and services.
Best Regards,
Poojitha

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page