FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6604 Discussions

10G ETHERNET MAC IP -10GBase-R Design example

Altera_Forum
Honored Contributor II
‎11-20-2015 06:02 AM
1,142 Views

Hello, 

In 10G E MAC example design which is available in Altera/IP/Ethernet/altera_eth_10g_design_example/altera_eth_10g_mac_base_r.  

In this example design 10G E MAC and 10G BASE-R Phy are used and if you observe in this document "https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/10gbps_mac.pdf" page number 24, there are two PHY's.  

1. 10G BASE-R PHY/ XAUI PHY  

2.External PHY 

 

I'M confused with this External PHY. In the design example already there is 10GBASE -R PHY with 10G-EMAC, but why this External PHY is used. 

Please let me know the application of this external PHY. 

 

regards 

Vinod
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-21-2015 08:59 AM
383 Views

If not mistaken the IP allow use to instantiate only the MAC portion, then you will need to hook it up with external PHY chip.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.