FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

A10 transceiver connect with xilinx K7 tranceiver issue

EZhan
Novice
‎02-17-2020 06:55 AM
687 Views

what should I do when use A10 ​A10 transceiver connect with xilinx K7 tranceiver all @10G？ any special external circuit to match or any other things do I need to pay attention？

0 Kudos

Link Copied

1 Reply
CheePin_C_Intel
Employee
‎02-20-2020 01:46 PM
594 Views

Hi,

 

As I understand it, you have some inquiries related to interfacing A10 XCVR with K7 XCVR. For your information, you would need to ensure all the A10 XCVR IO specs compatible with the K7 XCVR so that they can interface. You may cross check the specs from datasheet. For A10 specs, you may refer to the following sections in the A10 device datasheet:

 

1. Receiver Specifications 

2. Transmitter Specifications

 

Please let me know if there is any concern. Thank you.

 

 

Best regards,

Chee Pin

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.