FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

ALTLVDS_Rx

Altera_Forum
Honored Contributor II
821 Views

Hi guy, 

 

Now I use the ALTLVDS_Rx component in my design. When the number of channels is 8 and the deserialization factor is 1 , it's clear, reading the lvds bus will get the correct input data. The input data and output data is rx_in[7..0] and rx_out[7..0]. 

 

If the deserialization factor is 4, the output data is rx_out[31..0].I don't known the 8 channels correspond to which bits of rx_out[31..0] respectively. 

 

 

Any advice, thanks.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
89 Views

 

--- Quote Start ---  

Hi guy, 

 

Now I use the ALTLVDS_Rx component in my design. When the number of channels is 8 and the deserialization factor is 1 , it's clear, reading the lvds bus will get the correct input data. The input data and output data is rx_in[7..0] and rx_out[7..0]. 

 

If the deserialization factor is 4, the output data is rx_out[31..0].I don't known the 8 channels correspond to which bits of rx_out[31..0] respectively. 

 

 

Any advice, thanks. 

--- Quote End ---  

 

 

Search for 'rx_channel_data_align' in the LVDS SERDES Transmitter/Receiver (ALTLVDS_TX and ALTLVDS_RX) Megafunction User Guide. In particular, take a look at the following: 

- Page 2-13 (page 15) which describes how you manually align the bits 

- Page 3-8 (page 36) which describes this process in more detail. 

 

I was a bit surprised when first encountering this years ago, having become used to commercial Camera Link parts which lock on and define bits relative to the input clock (not the higher speed bit clock). 

 

Kevin Jennings
Reply