FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

About RapidIO on ArriaII devkit

Altera_Forum
Honored Contributor II
‎10-21-2010 06:13 AM
1,176 Views

I have two ArriaII devkits, and the kits communicate with each other by rapidio(1.25Gbps). But I found the rapidio core on both kits are not initialized. The PORT_UNIT register's bit was always asserted.  

 

Can anybody can give me some suggestion? Thank you!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-21-2010 07:38 AM
507 Views

The kits use different project base on SOPC. One is operated by niosii, the other is operated by pcie bridge.  

I found that the PORT_UNIT register's bit would be deasserted when the two kit use the same project.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-22-2010 04:53 AM
507 Views

It works now! Because the rate is different from each other. Sometimes the baudrate you set in sopc megacore isn't the same as the rate in "Configure Transceiver ...", we should confirm both of them.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.