FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Adavnced SEU Detection

Altera_Forum
Honored Contributor II
772 Views

Has anyone successfully implemented the advanced SEU detection core? I have searched, and have found nothing on here. I have a few questions that I would like to clarify with someone if they are familiar with this core.  

 

Thanks 

Matt
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
78 Views

Bump......

Reply