FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5915 Discussions

Address Span Extender burst properties

MikeUwe
Beginner
137 Views

I can nowhere find any useful documentation about burst properties of the Qsys address spawn extender.

How large should it be or has it to be, from what other properties of the NIOS2 is that dependent (cache line size?, DDR3 memory, others?)

What is the consequence if smaller or larger than ... ?

 

0 Kudos
1 Reply
EricMunYew_C_Intel
Moderator
91 Views

The maximum burstcount width is determined by your slave device attached to the address span expander.


Reply