FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6659 討論

Agilex 7 M EMIF User-Controlled Refresh

WillfulGoose
初學者
531 檢視

The Agilex 7 M EMIF user guide (UG 772538, version 2025.03.31) lists user-controlled refresh timing as a feature, but does not describe how to use that feature. I need to use this feature for my application, is it possible for documentation to be provided for this feature?

This is from table 18 which describes the controller's features:

"User-controlled refresh timing—optionally, you can control when refreshes occur and this allows you to prevent important read or write operations from clashing with the refresh lock-out time."

I assume this would be controlled using the mailbox interface from section 12, but there are no commands listed for controlling refresh timing.

標籤 (1)
0 積分
3 回應
AdzimZM_Intel
員工
444 檢視

Hi


Currently no option available to enable the User-Controlled Refresh feature in the EMIF IP.

I still waiting for confirmation if there is any mailbox command that can be used for this feature.

I will let you know once I get the details.


Regards,

Adzim


WillfulGoose
初學者
407 檢視

Hi Adzim, thank you for looking into it.

If it turns out this feature is planned but not yet released, please let me know if there is a way to get early access to documentation so that I can prepare my design ahead of time.

AdzimZM_Intel
員工
356 檢視

Hi


I have confirmed with engineering that this feature is not supported in Agilex 7 M-series device.

The UG will be updated with the correct information in future.

Sorry for any inconvenience cause.


Regards,

Adzim


回覆