FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Aligning the SOMF output from the JESD MC core with the input SYSREF

Altera_Forum
Honored Contributor II
‎11-24-2014 06:49 AM
1,171 Views

Hi , 

 

I would like to align the SOMF signal coming out of the JESD Megacore with respect to SYSREF signal. What sequence of configuration register write should I do to make this alignment. Based on register map link If I configure syncn_sysref_ctrl register I could make this SOMF SYSREF alignment possible. I tried enabling either single SYSREF detection or continuous SYSREF detection mode. The SOMF alignment with SYSREF does not happen. What am I missing?? 

 

Thanks in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.