FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6312 Discussions

Altera DSP translated block in custom design?

Altera_Forum
Honored Contributor II
1,093 Views

Hello people! 

 

I wanted to translate a simulink model (control block) into VHDL code so that I can use it in a custom project I have already made. How is this possible? I have seen at the Altera DSP builder manual that as soon as the simulink model is ready, the block will get compiled and directly downloaded in the device. How can I just compile it into VHDL code and then how do I incorporate it into my already existing project? 

 

Thank you in advance!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
400 Views
0 Kudos
Reply