FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

Altera DSP translated block in custom design?

Honored Contributor II

Hello people! 


I wanted to translate a simulink model (control block) into VHDL code so that I can use it in a custom project I have already made. How is this possible? I have seen at the Altera DSP builder manual that as soon as the simulink model is ready, the block will get compiled and directly downloaded in the device. How can I just compile it into VHDL code and then how do I incorporate it into my already existing project? 


Thank you in advance!
0 Kudos
1 Reply
Honored Contributor II