FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
6673 Discussions

Altera DSP translated block in custom design?

Altera_Forum
Honored Contributor II
‎10-08-2013 11:12 AM
1,378 Views

Hello people! 

 

I wanted to translate a simulink model (control block) into VHDL code so that I can use it in a custom project I have already made. How is this possible? I have seen at the Altera DSP builder manual that as soon as the simulink model is ready, the block will get compiled and directly downloaded in the device. How can I just compile it into VHDL code and then how do I incorporate it into my already existing project? 

 

Thank you in advance!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-10-2013 03:41 PM
685 Views

see page 1: 

 

http://www.altera.com/literature/hb/dspb/hb_dspb_std.pdf
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.