- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello all!
My question is whether the implementation in VHDL of the IP cores (Ethernet, USB, LCD, etc.) used in the Qsys examples of the University Program are available. I would imagine that there is code for the AVALON interface and some core code to implement the actual interface. I am interested on the actual interface. Thank you!Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What do you mean? the source code for the actual cores will not be available, as many of them are suject to licencing (so they dont want people copying them).

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page