FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6021 Discussions

Are the IP cores form the University Program (USB, Ethernet) available in VHDL?

Altera_Forum
Honored Contributor II
786 Views

Hello all! 

 

My question is whether the implementation in VHDL of the IP cores (Ethernet, USB, LCD, etc.) used in the Qsys examples of the University Program are available. 

 

I would imagine that there is code for the AVALON interface and some core code to implement the actual interface. I am interested on the actual interface. 

 

Thank you!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
69 Views

What do you mean? the source code for the actual cores will not be available, as many of them are suject to licencing (so they dont want people copying them).

Reply