Hello all!My question is whether the implementation in VHDL of the IP cores (Ethernet, USB, LCD, etc.) used in the Qsys examples of the University Program are available. I would imagine that there is code for the AVALON interface and some core code to implement the actual interface. I am interested on the actual interface. Thank you!
What do you mean? the source code for the actual cores will not be available, as many of them are suject to licencing (so they dont want people copying them).