FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Arria 10 Hard IP Pcie Bar configurations

Altera_Forum
Honored Contributor II
899 Views

I want configure an endpoint AV memory mapped Pcie Hard Ip Gen2 x1 in a Qsys System.  

I need a suggestion as Bar blocks should be configured. I see an error bar0 size of 0 - bit is less than 4 altera pcie error . 

How the size of bar is configured? There are some parameters to define to change the size? 

Best Regards
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
105 Views

The BAR has to be connected to something in Qsys and Qsys determines the BAR size from that. The BAR size cannot be set independently. If you want to export the BAR you can't do it directly. Export it through an Avalon-MM Pipeline Bridge. You can then set the address size parameter in the Bridge to indirectly set the BAR size.

Reply