FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6312 Discussions

Arria 10 Transceiver PHY Initial calibration

New Contributor I

Hi All,


I designed a board with an Arria 10 FPGA, which doesn't supply the Transceiver reference clock pins with an initial free running clock (CLKUSR is present though).

For this reason the inital calibration process of the PreCISE engine fails and all *cal_busy signals stay asserted.

Is it okay to start a reset sequence (assert analog and digital resets) even though the cal_busy flags are asserted and subsequently after doing reconfiguration start PreCISE calibration?

Many thanks for help.


0 Kudos
0 Replies