FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Arria 10

qiaomeng
Beginner
‎04-13-2022 06:28 AM
223 Views

Why is the locked output of my iopll phase-locked loop not pulled high, but I want to get a 10M pll output clock, the actual test only generates 5M, what could be the problem, my FPGA is Arria10？please ，my email is qiaom@mail2.sysu.edu.cn

0 Kudos

Link Copied

1 Reply
Ash_R_Intel
Employee
‎04-19-2022 09:49 AM
200 Views

Hi,

Check the signal integrity of the input clock. Is it differential? If yes, do you have proper termination? Are the voltage supplies stable?

Check the Pin Connection Guidelines of the device.

Regards


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.