FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

Arria V - LVDS output performance

Mircea
Beginner
235 Views

Hello,

My 5AGXFB7H4F35C4 receives a 125MHz, ideal reference clock.

Using the internal PLL, I want to generate a 500MHz sampling clock for controlling 8 ADC chips.

1. What is the maximum clock frequency coming out of this device in LVDS?

2. What would be the jitter?

3. What setting should I use, and what output pin for best performance?

I also want to send a 2ns wide SYNC pulse on 8 outputs.

4. What would be the skew between the 8 outputs?

5. What is the minimum pulse width for LVDS outputs?

6. What setting should I use, and what pins for best performance?

7. Where can I read these specs?

Please, don't tell me to just read some 10,000-page data sheet.

Thanks,

Mircea

 

 

0 Kudos
4 Replies
EngWei_O_Intel
Employee
203 Views

Hi Mircea

Can you check if Table 40 of below doc is what you are looking for? 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/arria-v/av_51002.pdf

 

For output pins, depends on clock or IO types, you can refer to below link:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/arria-v/pcg-01013.pdf

And map your device to the pin out file:

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

For skew handling, you can refer to timing constraint chapter 1.5.4 of https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altlvds.pdf 

 

Thanks.

Eng Wei

 

Mircea
Beginner
198 Views

Hi Eng Wei,

You only answered question 7.

If you don't know the answers for questions 1 to 6, please ask someone who knows, and get back to me.

Here are my questions again:

My 5AGXFB7H4F35C4 receives a 125MHz, ideal reference clock.

Using the internal PLL, I want to generate a 500MHz sampling clock for controlling 8 ADC chips.

1. What is the maximum clock frequency coming out of this device in LVDS? It's not through the ALTLVDS.

2. What would be the jitter?

3. What setting should I use, and what output pin for best performance? Please, give example of pin number and setting.

I also want to send a 2ns wide SYNC pulse on 8 outputs.

4. What would be the skew between the 8 outputs?

5. What is the minimum pulse width for LVDS outputs?

6. What setting should I use, and what pins for best performance? Please, give example of pin number and setting.

Thanks,

Mircea

 

EngWei_O_Intel
Employee
172 Views

Hi Mircea

 

If you aren't using LVDS SERDES IP, then you shall refer to PLL spec (Table 36) in the same document.

 

For differential signal input/output pins, you should always pick from DIFFIO_RX* or DIFFIO_TX* from the list, depends on which IO banks you are using. The min pulse width depends on the max freq achievable in your design. 

 

For clock skew specific question, I would suggest you to file another request and timing expert will be able to assist you. 

 

Thanks.

Eng Wei

EngWei_O_Intel
Employee
121 Views

Hi Mircea

 

I hope you are doing well. Since there is no further question, this thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Eng Wei

Reply