FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

ArriaIIGX - DDR2

Honored Contributor II

I have a ArriaIIGX 780 pins and I need to have two 32-bits DDR2 interfaces running at 200 MHZ. I want to place these two interfaces on 3 banks to get enough of pins available for other voltages than the 1.8V the DDR2 requires. I was thinking of placing all dq and control signals on bank 7A for one interface and on bank 5A for the other interface and then the address signals for both interfaces on bank 6A. According to Altera document it should be possible to place an interface on two sides even if it is not the best solution. By placing signals on different sides the skew will increase, but it should be doable. Have anyone ever tried this before?

0 Kudos
1 Reply
Honored Contributor II

Check the spec estimator.  



You can enter wraparound interfaces to see what is possible when using 2 sides.