Avalon MM Master simulation problem

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Avalon MM Master simulation problem

830 Views

I have designed an Avalon MM write master that writes data to onchip memory.

I built a NIOS II system in qsys (V13.0sp1) and ran the system however the waitrequest on the Avalon Master always remains high in the modelsim simulation.

It has been working.

I changed the following line

assign avm_write_master_write = (write_state == MID_BURST || write_state == FINAL_BURST)? 1 : 0;

assign avm_write_master_write = ((write_state == MID_BURST || write_state == FINAL_BURST) && avm_write_master_waitrequest == 0) ? 1 : 0;

As the former was clearly buggy.... although the latter causes the write signal to stay low as the wait request is always high..... (in the former the wait request went low).....

Anyone got any ideas?

Rob

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.