FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5747 Discussions

Avalon-MM datawidth handling for DDR4 controller with ECC

HBhat2
New Contributor II
177 Views

Hi,

I am using Stratix 10 SoC dev kit & working with FPGA-DDR4 (16GB) interface. When I enable the 72 bit data width (64 bit data + 8 bit ECC), the user data width(AV-MM) is 576 bit. My assumption is first 512 bit is corresponding to user data width (64) * 8 (burst of & next 64 bit (575-512) for ECC data.

I am not using ECC feature of DDR4. So can I do data write & read to DDR4 by ignoring MSB 64 bits (575-512)  of data?

Wit regards,

HPB

0 Kudos
1 Reply
HBhat2
New Contributor II
120 Views

Hi,

 

I got the reply through mail as below.

"

Hi Hariprasad,

Yes,  you can  data write & read to DDR4 by ignoring MSB 64 bits (575-512)  of data.

Thanks,
Intel Forum Support 

 "

DDR4_DW.PNGref:_00DU0YT3c._5004UsShtn:ref

 

With regards,

HPB

Reply