- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am using Stratix 10 SoC dev kit & working with FPGA-DDR4 (16GB) interface. When I enable the 72 bit data width (64 bit data + 8 bit ECC), the user data width(AV-MM) is 576 bit. My assumption is first 512 bit is corresponding to user data width (64) * 8 (burst of
I am not using ECC feature of DDR4. So can I do data write & read to DDR4 by ignoring MSB 64 bits (575-512) of data?
Wit regards,
HPB
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I got the reply through mail as below.
"
Hi Hariprasad,
Yes, you can data write & read to DDR4 by ignoring MSB 64 bits (575-512) of data.
Thanks,
Intel Forum Support
"
ref:_00DU0YT3c._5004UsShtn:ref
With regards,
HPB

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page