FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Avalon to External Bus Bridge

ken-salt
Beginner
1,218 Views

The Avalon to External Bus Bridge documentation states that if there is no response for a long time, it will time out.

How many cycles will it time out?

0 Kudos
1 Solution
KhaiChein_Y_Intel
1,174 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best regards,

KhaiY


View solution in original post

0 Kudos
4 Replies
KhaiChein_Y_Intel
1,207 Views

Hi,


Could you share the document link and chapter/section that you are referring to?


Thanks

Best regards,

KhaiY


0 Kudos
KhaiChein_Y_Intel
1,189 Views

Hi,


Upon checking, it is 1 cycle after the avalon_waitrequest is asserted.


Thanks

Best regards,

KhaiY


0 Kudos
KhaiChein_Y_Intel
1,175 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best regards,

KhaiY


0 Kudos
Reply