FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

Avalon to External Bus Bridge

ken-salt
Beginner
382 Views

The Avalon to External Bus Bridge documentation states that if there is no response for a long time, it will time out.

How many cycles will it time out?

0 Kudos
1 Solution
KhaiChein_Y_Intel
338 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best regards,

KhaiY


View solution in original post

4 Replies
KhaiChein_Y_Intel
371 Views

Hi,


Could you share the document link and chapter/section that you are referring to?


Thanks

Best regards,

KhaiY


ken-salt
Beginner
368 Views
KhaiChein_Y_Intel
353 Views

Hi,


Upon checking, it is 1 cycle after the avalon_waitrequest is asserted.


Thanks

Best regards,

KhaiY


KhaiChein_Y_Intel
339 Views

Hi,


We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Best regards,

KhaiY


Reply