FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Bit Slip logic implementation for Stratix 10 Native PHY with PCS Direct mode

HBhat2
New Contributor II
337 Views

Hi,

 

As I understood the Native PHY IP for Stratix 10 transceivers, PCS Direct doesn't enable bit slip logic for data alignment on the receiver side. Is there any guidelines to implement Word alignment/ bit slip logic for PCS Direct mode?

 

With Regards,

HPB

0 Kudos
1 Reply
Nathan_R_Intel
Employee
146 Views
Hie, Please have my apologies as i missed updating your case. I had a few PCS direct question, that I missed updating this case. Yes you are correct, PCS direct does not enable data alignment logic on the receiver side. As for guideline, currently Intel does not have any. Regards, Nathan
Reply