FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

C10 GX FPll Reconfig

JLee25
Novice
306 Views

Hello,

I am looking for dynamic reconfiguration of C10 GX fPLL.

But from the parameter editor, I was referenced to xcvr user guide.

The guide only explain the structure of the pll.

But how could I reconfigure it?

 

BRs,

Johnson

0 Kudos
1 Solution
Rahul_S_Intel1
Employee
201 Views

Hi ,

For confidentiality purpose the communication is taken to private conversation

View solution in original post

7 Replies
Rahul_S_Intel1
Employee
201 Views

Hi ,

Kindly requesting to refer the below document page no: 87 for the reconfiguration

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10gx-51003.p...

JLee25
Novice
201 Views

Hi Rahul,

Thank you!

 

I searched the document and not able to find the register address of M/N counter..

https://www.intel.com/content/www/us/en/programmable/documentation/hki1486507600636.html

 

or what's the definition of register address 0x12B, 12C, 133, 134, 13 and 136....

I checked the xcvr_phy, neither..

 

BRs,

Johnson

Rahul_S_Intel1
Employee
201 Views
JLee25
Novice
201 Views

Hi Rahul,

Thank you for the update.

 

This AN provides some useful information but can not directly mapped to FPLL.

 

My question is related to the C10 GX VIP reference design,

https://fpgacloud.intel.com/devstore/platform/18.0.1/Pro/cyclone-10-gx-hdmi-4kp60-with-video-and-ima...

 

Inside the project, we noticed the fPLL was reconfigured to different parameters by function "TX_PLL_RECONFIG'.

And we need understand and modify this function to make the product work.

 

tx_pll_reconfig.bmp

Please help!

 

BRs,

Johnson

 

Rahul_S_Intel1
Employee
201 Views

Hi Johson ,

Can you please help me to understand further on the issue , what is the issue you are facing exactly , is the reference design is not working .

 

Or , you could not able to change the setting on the fpll of the reference design.

 

The reason for the ask , is that i can contact the designer owner to solve the issue

JLee25
Novice
201 Views

Hi Rahul,

My problem is I need to dynamically change the output settings for different resolutions.

 

That meas the fPLL output clock rate must following my settings. e.g. 1080p60, 1080p30, 2160p30.....

Therefore I need the know how to do that..

 

Unfortunately, I did not find any document reference to the fPLL register definitions nor the user guide..

 

BRs,

Johnson

Rahul_S_Intel1
Employee
202 Views

Hi ,

For confidentiality purpose the communication is taken to private conversation

Reply