FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5985 Discussions

CAS Latency on Cyclone V DDR2 Hard Memory Controller

Honored Contributor II

When running simulations using the Cyclone V DDR2 HMC UNIPHY simulation model I noticed something very strange. 


If I set the CAS latency to 7, data is written correctly. 


If I reconfigure HMC to CASL=5, the HMC will drive the DRAM with CASL=5 timing, however it will still set the SDRAM mode register to CASL=7. So the data latched into the SDRAM will be wrong. 


Anybody have a clue?
0 Kudos
0 Replies