CAS Latency on Cyclone V DDR2 Hard Memory Controller

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

CAS Latency on Cyclone V DDR2 Hard Memory Controller

1,050 Views

When running simulations using the Cyclone V DDR2 HMC UNIPHY simulation model I noticed something very strange.

If I set the CAS latency to 7, data is written correctly.

If I reconfigure HMC to CASL=5, the HMC will drive the DRAM with CASL=5 timing, however it will still set the SDRAM mode register to CASL=7. So the data latched into the SDRAM will be wrong.

Anybody have a clue?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.