FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

COnvolutional Encoder in DSP builder Blocs

Altera_Forum
Honored Contributor II
787 Views

Please I need to modelise Convolutional Encoder with DSp Blocks because the IP is not available from Altera 

Can you help me Please?
0 Kudos
0 Replies
Reply