FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6560 Discussions

COnvolutional Encoder in DSP builder Blocs

Altera_Forum
Honored Contributor II
‎04-11-2011 03:38 PM
1,112 Views

Please I need to modelise Convolutional Encoder with DSp Blocks because the IP is not available from Altera 

Can you help me Please?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.