FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6669 Discussions

CRC Nios II Custom Instruction

Altera_Forum
Honored Contributor II
1,423 Views

Hi, 

I follow the "Nios II Custom Instruction user guide" and the hw and sw files  

"ug_custom_instruction_files". 

I didnt secceed 2 operate the example in the command shell, so I opend project in the Nios2 IDE. 

I get a build error: 

 

**** Build of configuration Debug for project CRC **** 

 

make -s all includes  

Linking CRC.elf... 

obj/crc_main.o(.text+0x148): In function `main': 

../crc_main.c:138: undefined reference to `alt_timestamp_start' 

obj/crc_main.o(.text+0x180):../crc_main.c:148: undefined reference to `alt_timestamp' 

obj/crc_main.o(.text+0x1e4):../crc_main.c:153: undefined reference to `alt_timestamp' 

obj/crc_main.o(.text+0x214):../crc_main.c:161: undefined reference to `alt_timestamp' 

obj/crc_main.o(.text+0x278):../crc_main.c:166: undefined reference to `alt_timestamp' 

obj/crc_main.o(.text+0x2a4):../crc_main.c:173: undefined reference to `alt_timestamp' 

obj/crc_main.o(.text+0x308):../crc_main.c:178: more undefined references to `alt_timestamp' follow 

obj/crc_main.o(.text+0x4bc): In function `main': 

../crc_main.c:201: undefined reference to `alt_timestamp_freq' 

obj/crc_main.o(.text+0x5b0):../crc_main.c:202: undefined reference to `alt_timestamp_freq' 

obj/crc_main.o(.text+0x6a4):../crc_main.c:203: undefined reference to `alt_timestamp_freq' 

obj/crc_main.o(.text+0x7b0):../crc_main.c:207: undefined reference to `alt_timestamp_freq' 

obj/crc_main.o(.text+0x8c4):../crc_main.c:208: undefined reference to `alt_timestamp_freq' 

obj/crc_main.o(.text+0x9d8):../crc_main.c:209: more undefined references to `alt_timestamp_freq' follow 

collect2: ld returned 1 exit status 

make: *** [CRC.elf] Error 1 

Build completed in 3.187 seconds 

 

How can I solve that error? 

Tahnx in advance. 

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
664 Views

Please can you tell me were you find the files for the example in this guide? I did not find them 

Thank you! 

éléa
0 Kudos
Altera_Forum
Honored Contributor II
664 Views

Hi 

I added the files. They can b found at the altera site.
0 Kudos
Altera_Forum
Honored Contributor II
664 Views

The problem is that I have a DE1 development board and not a DE so I haven't a SSRAM. I try to replace it by a SDRAM but ot has only a 16 width bus data. What should I change in the files given by altera??

0 Kudos
Reply