FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Can PCIe Hard Core IP configured as gen3x8 interface, 256 bits, 256Mhz, with Avanlon-MM with DMA work on 10AS066N3F40E2SG?

HTong1
Beginner
‎04-10-2019 06:02 PM
826 Views

Can PCIe Hard Core IP configured as gen3x8 interface, 256 bits, 256Mhz, with Avanlon-MM with DMA work on 10AS066N3F40E2SG? The TimeQuest showd a lot of timing violations within the IP, some of which are as large as 5ns. Thanks.

0 Kudos

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎04-12-2019 06:58 AM
496 Views
Hi, Yes, A10 support Gen3x8 with 256bit interface. Please refer to table 10 in the link below for the recommended speed grades https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm_dma.pdf Regards -SK
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.