FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Can you help me find examples of use of Basic IP for such as the FIFO IP block for use with Max 10?

JPott5
Novice
251 Views

I have found the user guide but it doesn't explain how to integrate the generated IP into my existing verilog code. Is there examples of a RAM type IP integrated into a simple LED/ push button project? (Ideally for the MAX 10

0 Kudos
3 Replies
AnandRaj_S_Intel
Employee
133 Views

Hi Jhon,

 

You have to Instantiatiate the IP in your top-level design and write simple control logic to read & write from memory location.

 

Have you gone through the session Coding Example for Manual Instantiation in FIFO Intel FPGA IP User Guide?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_fifo.pdf

For example, refer below link and search for keyword(FIFO).

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-ip.html

 

Regards

Anand

JPott5
Novice
133 Views

Anand thans for your reply and the useful links included, I am up and running now.

 

I would add that watching the "How to begin a Simple FPGA Design" video on YouTube is a very good starter showing how to create a project with Block schematic, creating schematic symbols from your HDL code and use of IP.

JPott5
Novice
133 Views

Thanks

Reply