I'm debugging a custom PCB: Cyclone V with UniPHY ddr2 IP controlling a single chip DDR2 memory. CS_N memory pin is pulled down but the signal is not routed to the FGPA. How does the UNIPHY controller use this signal? Is it mendatory, or can the controller still work fine without this signal driving the memory? Thanks.