FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Chip Select CS_N in Uniphy ddr2 memory controller

Altera_Forum
Honored Contributor II
‎09-15-2014 01:10 PM
1,100 Views

Hello, 

 

I'm debugging a custom PCB: Cyclone V with UniPHY ddr2 IP controlling a single chip DDR2 memory. 

 

CS_N memory pin is pulled down but the signal is not routed to the FGPA. 

 

How does the UNIPHY controller use this signal? 

Is it mendatory, or can the controller still work fine without this signal driving the memory? 

 

Thanks.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.