FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6403 Discussions

Chip Select CS_N in Uniphy ddr2 memory controller

Altera_Forum
Honored Contributor II
943 Views

Hello, 

 

I'm debugging a custom PCB: Cyclone V with UniPHY ddr2 IP controlling a single chip DDR2 memory. 

 

CS_N memory pin is pulled down but the signal is not routed to the FGPA. 

 

How does the UNIPHY controller use this signal? 

Is it mendatory, or can the controller still work fine without this signal driving the memory? 

 

Thanks.
0 Kudos
0 Replies
Reply