- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I'm debugging a custom PCB: Cyclone V with UniPHY ddr2 IP controlling a single chip DDR2 memory. CS_N memory pin is pulled down but the signal is not routed to the FGPA. How does the UNIPHY controller use this signal? Is it mendatory, or can the controller still work fine without this signal driving the memory? Thanks.Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page