FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Clarity to a statement within the PFL Intel FPGA IP User Guide wrt pulsing pfl_nreconfigure pin low

Knug
Beginner
155 Views

Clarity is required 2 statements within the 'Parallel Flash Loader Intel FPGA IP User Guide' wrt pulsing pin low to initiate a new reconfiguration :

Page 20 states :

1.3.6.1      ....  3. After 15 clock cycles, pulse the pfl_nreconfigure input pin to low

Page 21 states :

1.3.6.2     Bullet point 2 last sentence :

                 The pfl_nreconfigure signal pulsed low for greater than one pfl_clk_cycle

So from the above 2 statements to initiate reconfiguration do we need to :

After pfl_nreset goes '1'  (out of reset) :

Pulse the pfl_nreconfigure input pin to low after 15 clock cycles and keep it low for greater      than 1 pfl_clk_cycles

Please confirm ...

0 Kudos
3 Replies
Ash_R_Intel
Employee
134 Views

Hi Kevin,


Your understanding is correct.

Once the pfl_nreset pin is 'high' ('1'), wait for 15 pfl_clk cycles and then drive pfl_nreconfigure to 'low' ('0').


Regards.


Knug
Beginner
127 Views

BUT pulse pfl_nreconfigure signal low  after 15 pfl_clk cycles for greater than 1 pfl_clk_cycle.

Please reconfirm ..

Ash_R_Intel
Employee
119 Views

Yes, the minimum pulse width for the pfl_nreconfigure = '0' should be one pfl_clk cycle.


Reply