FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Custom PHY IP Core

Honored Contributor II

Can anybody tell me if the Avalon-MM PHY Management interface and the external transceiver reconfiguration controller of a custom PHY IP Core are doing the same job or access all the registers equally? Many thanks.

0 Kudos
0 Replies