FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Cyclone 10 LP PLL output to pin assignment

PROMA
Beginner
356 Views

I have a design with a Cyclone10 LP that needs to talk to a RGMII PHY, which expects a clock signal. 

 I use a PLL to generate a 125 MHz clock, and would now like to route that to an output pin which is PLL4_CLKOUTp.

 

The fitter returns me the following warning:

Warning (15064): PLL "PLL_Cy10LP:PLL_inst|altpll:altpll_component|PLL_Cy10LP_altpll:auto_generated|pll1" output port clk[3] feeds output pin "SC3_ETH0_TX_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance

 

Do you have any idea on how to solve this warning?

 

 

 

 

0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
134 Views

Hi Pannet,

 

If you have connected to Pll output pin to PLL4_CLKOUTp.

You can ignore the warning.

 

Regards

Anand

Reply