FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

Cyclone V hard memory controller config for two DDR3 chips

Honored Contributor II

Hello all, I am trying to interface with two Micron x16 DDR3 chips from a Cyclone V. 

I plan to use shared address and control signals and separate data lines to create a 32 bit interface. 

Is it possible to create this type of interface with just one hard memory controller? 

If so how do I indicate this type of design in the IP mega-wizard?  

I am mainly concerned about the initialization and calibration if the controller does not know there are two chips and instead thinks it is calibrating only one. 


Thanks in advance!
0 Kudos
1 Reply
Honored Contributor II

Please disregard, I found the answer in another thread.