- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi, I am working with the DDR2 uniphy ip,
DDR2 IPCORE 270MHz,16bit,BL=4. 4 PORT type=read,width=32, priority=7,5,3,1 weight=0. avalon MM 59MHz,BL=32. Four ports could read 960 data within the 64us, 960*4/64us=60MHz,this result is only Equivalent to a port,why? How to set the PORT Type-Width-Priority-Weight and ddr bank to work Optimaly? Thanks.- Tags:
- ddr2
Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page