Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
758 Views

CycloneV ddr2 hw uniphy ip, does the four PORT is to decrease the MM IF frequency?

Hi,now I am working with the CycloneV DDR2 hw uniphy ip core, DDR2 270MHz,16bit,BL=4. 

4 PORT Type = read,Width=32,priority =7,5,3,1,weight=0, different ddr bank. 

Interface MM 59MHz,BL=32. 

 

Four ports could read 960 data within the 64us, 960*4/64us=60MHz,this result is only Equivalent to a port,why? 

 

How to set the PORT Type-Width-Priority-Weight and ddr bank to work Optimaly? 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10102&stc=1
0 Kudos
0 Replies
Reply