FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6670 討論

DAC/ADC configuration issue

Altera_Forum
榮譽貢獻者 II
944 檢視

Hi, 

 

I have a Stratix3 EPSL150F1152 development board + a HSMC data converter card. 

 

I use DSP Builder with Simulink to design my system. What is the methodology to configurate the clock of the DAC and ADC under simulink environment ?  

There are few information about it on Altera website and on the web so. 

 

 

Best regards, 

 

Jeremy.
0 積分
0 回應
回覆